

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/619,578	07/16/2003	Akinori Shibayama	60188-580	7089
7590 12/29/2004			EXAMINER	
Jack Q. Lever, Jr.			LAM, DAVID	
McDERMOTT, WILL & EMERY 600 Thirteenth Street, N.W.		ART UNIT	PAPER NUMBER	
Washington, DC 20005-3096			2818	

DATE MAILED: 12/29/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		<i>N</i> /				
	Application No.	Applicant(s)				
Office Antique Company	10/619,578	SHIBAYAMA, AKINORI				
Office Action Summary	Examiner	Art Unit				
	David Lam	2818				
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet	with the correspondence address				
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATI - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days - If NO period for reply is specified above, the maximum statutory provided to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a con. , a reply within the statutory minimum of the period will apply and will expire SIX (6) Mostatute, cause the application to become a	a reply be timely filed airty (30) days will be considered timely. ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on						
	This action is non-final.					
,—	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
 4) Claim(s) 1-26 is/are pending in the application 4a) Of the above claim(s) is/are with 5) Claim(s) is/are allowed. 6) Claim(s) 1-4 and 6 is/are rejected. 7) Claim(s) 5 and 7-26 is/are objected to. 8) Claim(s) are subject to restriction and continuous continuo	hdrawn from consideration.					
Application Papers						
9) ☐ The specification is objected to by the Example 10) ☐ The drawing(s) filed on 16 July 2003 is/are Applicant may not request that any objection to Replacement drawing sheet(s) including the continuous the output of the continuous that the continuous the continuous the continuous that the continuous the continuous that the co	e: a) accepted or b) objects of the drawing (s) be held in abeycorrection is required if the drawing or the drawing the drawing the drawing or the drawing the dra	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119		•				
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International B * See the attached detailed Office action for	ments have been received. ments have been received in priority documents have been ureau (PCT Rule 17.2(a)).	Application No n received in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-943) Information Disclosure Statement(s) (PTO-1449 or PTO/8 Paper No(s)/Mail Date 7/16/03.	Paper N	Summary (PTO-413) o(s)/Mail Date Informal Patent Application (PTO-152)				

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 1. Claims 1, 3 are rejected under 35 U.S.C. 102(e) as being anticipated by Nakayama et al. (6,430,103).

Regarding to claims 1, 3, Nakayama et al. disclose a semiconductor integrated circuit comprising: a memory (51); a plurality of logic portions (50-1, 50-2) that are connectable to the memory and respectively carry out data processing; a separation portion (55) that connects at least on of the plurality of logic portions to the memory while separating the other logic portions from the memory, wherein the plurality of logic portions have the same function; and of the plurality of portions, the separation portion connects to the memory a logic portion that has integrity. *See Fig. 15; Cols. 14-15*.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Application/Control Number: 10/619,578

Art Unit: 2818

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. Claim 2 rejected under 35 U.S.C. 103(a) as being unpatentable over Nakayama et al. (6,430,103) in view of Takashimizu et al. (2002/0112075).

Nakayama et al. disclose the claimed invention as note above but lack an inclusion of wherein the plurality of logic portions have different function, and the separation portion connects a logic portion that has a function required by the semiconductor integrated circuit to the memory.

However, Takashimizu et al. disclose a semiconductor integrated circuit comprising: pluralities of logic portions have different function (10-1, 10-2), and the separation portion connects a logic portion that has a function required by the semiconductor integrated circuit to the memory. See Figs. 5-8; Pages 4-6.

It would have been obvious to one having ordinary skill in the art at the time of the invention to modify Nakayama et al.'s logic portion by utilizing Takashimizu et al.'s logic portions to provide an efficiency, high-speed network system in a semiconductor memory device.

3. Claims 4, 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakayama et al. (6,430,103) in view of Cutter et al. (6,128,240).

As per above discussion, Nakayama et al. disclose the claimed invention but lack an inclusion of wherein the separation portion comprises a plurality of fuse/antifuse circuits

Application/Control Number: 10/619,578

Art Unit: 2818

arranged between the memory and the respectively plurality of logic portion and a fuse of the fuse circuits that corresponds to the others portion is severed/antifuse of the antifuse circuits that corresponds to one of the logic portions is in a conductive state, while another antifuse of the antifuse circuits that corresponds to the other portion(s) is in a non-conductive state.

However, Cutter et al. disclose a plurality of fuse/antifuse circuits (76) that operated as a switching circuits/separation portion to connecting/separating by conducting/non-conducting a memory device to a plurality of signal lines. *See. Figs. 1-5; Cols. 3-6.*

It would have been obvious to one having ordinary skill in the art at the time of the invention to modify Nakayama et al.'s switching circuit/separation portion by utilizing Cutter et al.' fuse/antifuse circuits to provide reliable, high-speed signals processing with in a semiconductor memory device.

Allowable Subject Matter

4. Claims 5, 7-15, 16-26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art of record fails to teach the above noted semiconductor integrated circuit and further comprising a power source separation circuit that separates the logic portion that is in a separated state from the power source supplied to the logic portion, and others as claimed in claims 7, 17, 18.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Lam whose telephone number is 571-272-1782. The examiner can normally be reached on 6:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Lam

December 27, 2004

DAVID LAM

Page 5